Synthesizing a VHDL source file that will read the least significant 
position (pin 41) of input switch (FLEX_SW1) to determine whether 
to light all segments of DIGIT-1 (pins 6-9, 11-13) or DIGIT-2 (pins 17-21, 23-24).



Floorplan










Back